Спутник ДЗЗ. Intruder 1B. [Редактировать]

Космический аппарат серии NOSS (Naval Ocean Surveillance System). В открытых источниках военное ведомство США никогда не публиковало данные об этом аппарате, однако, на основании орбиты аппарата можно сделать вывод о том, что данный спутник является часть космического сегмента военно-морской системы океанических наблюдений США. На борту аппарата скорее всего установлена аппаратура для отслеживания как самолетов так и водных судов. Эти спутники всегда запускаются попарно на одну и ту же орбиту.

Дополнительная классификация

#Наименования
1Страна оператор(владелец) - США
2Страна производитель - США
3Тип орбиты - НОО
4Тип оператора(владельца) - военные
5Все спутники ДЗЗ

Технические характеристики

#ХарактеристикаЗначение
1Масса, кг6500

Информация об удачном запуске

#ХарактеристикаЗначение
1Космодром База Ванденберг
2Дата пуска2001-09-08 at 15:25:00 UTC
3Полезная нагрузка 1xIntruder 1A
4Полезная нагрузка 1xIntruder 1B
5Ракета-носитель 1xАтлас 2 AS

Найдено 248 документов по запросу «Intruder 1B». [Перейти к поиску]


Дата загрузки: 2017-10-09
Скачать документ
Скачать текст
0.16/5
... Lockup .....................................................186 5.12.1.2 Handling an Intruder ..............................................................186 5.12.1.3 Detecting Improper Flash... functions. • Intruder Detect—The PCH provides an input signal (INTRUDER#) that can... interrupt due to an active INTRUDER# signal. Datasheet 59 Introduction System... GP31_CONFIG[0] is internally hardwired to a 1b, which means GPIO mode is... Interface Signals Name Type Description INTRUDER# I SML0DATA I/OD System Management Link... is required. SML0ALERT#/ GPIO60 OD O Intruder Detect: This input signal can.... 2. GP31_CONFIG[0] is internally hardwired to a 1b, which means GPIO mode is...-Z High-Z High-Z System Management Interface INTRUDER# RTC High-Z Miscellaneous Signals INTVRMEN7... system (at configuration time) writes a 1b to the PME_EN bit of... initiated by software by writing a 1b to the Initiate FLR bit... Status Register (TCO1_STS) TCOBase + 04h 7 0 Intruder Detect (INTRD_DET) TCO2 Status Register... Enables Where Reported TCO SMI – INTRUDER# signal goes active No Yes..., SERR, NMI, or TCO interrupt • Intruder Detect input — Can generate TCO... removed Datasheet 185 Functional Description — INTRUDER# allowed to go active in....1.2 Handling an Intruder The PCH has an input signal, INTRUDER#, that can... a two RTC clock debounce. If INTRUDER# goes active (after the debouncer... read the status of the INTRUDER# signal (high or low) by... the INTRD_DET bit. If the INTRUDER# signal goes inactive some point... bit will go to a 0 when INTRUDER# input signal goes inactive. Note... is actually cleared. Also, the INTRUDER# signal should be asserted for... be set. Note: If the INTRUDER# signal is still active when... further SMIs. However, if the INTRUDER# signal goes inactive and then... Transitions that Cause Messages Event INTRUDER# pin Assertion? De-assertion? Yes... in this field. 7:6 4 Reserved 0 1 = The Intruder Detect (INTRD_DET) bit is set... Associated Signals: RSMRST#, INTVRMEN, SRTCRST#, INTRUDER#, PCH_PWROK, DPWROK, DSWVRMEN VIH Input... must program this field to 1b. DMC—DMI Miscellaneous Control Register... must program this field to 1b. 357 Chipset Configuration Registers 8.1.53... is done by asserting PLTRST#. 0 Intruder Detect (INTRD_DET)—R/WC 0 = Software clears... after clearing it. 2. If the INTRUDER# signal is active when the... further SMIs. However, if the INTRUDER# signals goes inactive and then... SMI# be generated). 3. If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. This... all because GBL_SMI_EN = 0 Description 0b 1b SMI# will be caused due... SMI# at all because GBL_SMI_EN = 0 1b 1b No SMI# due to NMI... action to take if the INTRUDER# signal goes active. 00 = No... (non-multiplexed) GPIOs must report 1b in this register bit. Un... ID Register Value 0b 13h 1b 00h (Vendor Specific) FLRCLV—FLR...)—R/W. This field is hardwired to 1b to indicate that the EHC... process of halting 0b 1b Halted 1b 0b Running 1b 1b Invalid – the HCHalted... Event (EWE)—R/W. When set to 1b, the xHC shall generate a MFINDEX... 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore...)—R/W. When written by software with 1b and MEM_BASE+80h:bit 0= 0b... by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with... this bit is set to 1b, then Interrupter host system interrupt... 0 Run/Stop (R/S)—R/W. When set to 1b, the xHC proceeds with execution... initiated or when written with 1b. 9 Restore State Status (RSS)RO... Interrupter transitions from 0b to 1b. Software that uses EINT shall... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is... the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell... 0b. 2 Command Abort (CA)—R/W. Writing a 1b to this bit shall immediately... 0b. 1 Command Stop (CS)—R/W. Writing a 1b to this bit shall stop... Command Ring Running (CRR) bit = 1b. 2. If the CRCR register is... Abort (CA) flags while CRR = 1b shall generate a Command Ring Stopped... (R/S) bit (MEM_BASE+80:bit 0) to 1b. 592 Datasheet xHCI Controller Registers... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is.... 0 64-bit Address Supported—R/WL. 1b indicates that the PCH’s Intel... signal(s) may generate a wake event. A, 1b in the bit mask indicates.... It is permitted to write 1b to this bit while simultaneously.... 6 Hot-Plug Capable (HPC)—R/WO 1b = Indicates that hot-plug is.... 5 Hot-Plug Surprise (HPS)—R/WO 1b = Indicates the device may be... Supported (LTRMS)—RWO. A value of 1b indicates support for the optional... Supported (CTDS)—RO. A value of 1b indicates support for the Completion... Disable (CTD)—R/W. When set to 1b, this bit disables the Completion... the Enter Compliance bit being 1b. Encodings: 0 = -6 dB 1 = -3.5 dB When the... this bit is set to 1b, the device transmits Modified Compliance... for an Upstream component. Encodings: 1b = -3.5 dB 0b = -6 dB When the... must set this bit to 1b. Reserved PEETM—PCI Express* Extended... may set this bit to 1b. §§ 730 Datasheet Serial Peripheral Interface...)—R/W. 0 = Disable. 1 = Enable. When set to 1b by software, enables the decode...



Дата загрузки: 2017-10-09
Скачать документ
Скачать текст
0.16/5
... Lockup .....................................................186 5.12.1.2 Handling an Intruder ..............................................................186 5.12.1.3 Detecting Improper Flash... for clarity Chapter 2 • Table 2.9. Updated INTRUDER# description Chapter 3 • Table 3-2, ”Power Plane... functions. • Intruder Detect—The PCH provides an input signal (INTRUDER#) that can... interrupt due to an active INTRUDER# signal. System Management Bus (SMBus... GP31_CONFIG[0] is internally hardwired to a 1b, which means GPIO mode is... 1 of 2) 78 Name Type Description INTRUDER# I SML0DATA I/OD System Management Link... is required. SML0ALERT#/ GPIO60 OD O Intruder Detect: This input signal can.... 2. GP31_CONFIG[0] is internally hardwired to a 1b, which means GPIO mode is...-Z High-Z High-Z System Management Interface INTRUDER# RTC High-Z Miscellaneous Signals INTVRMEN7... system (at configuration time) writes a 1b to the PME_EN bit of... initiated by software by writing a 1b to the Initiate FLR bit... Status Register (TCO1_STS) TCOBase + 04h 7 0 Intruder Detect (INTRD_DET) TCO2 Status Register... Enables Where Reported TCO SMI – INTRUDER# signal goes active No Yes..., SERR, NMI, or TCO interrupt • Intruder Detect input — Can generate TCO... the system cover is removed — INTRUDER# allowed to go active in....1.2 Handling an Intruder The PCH has an input signal, INTRUDER#, that can... a two RTC clock debounce. If INTRUDER# goes active (after the debouncer... read the status of the INTRUDER# signal (high or low) by... the INTRD_DET bit. If the INTRUDER# signal goes inactive some point... bit will go to a 0 when INTRUDER# input signal goes inactive. Note... is actually cleared. Also, the INTRUDER# signal should be asserted for... be set. Note: If the INTRUDER# signal is still active when... further SMIs. However, if the INTRUDER# signal goes inactive and then... Transitions that Cause Messages Event INTRUDER# pin Assertion? De-assertion? Yes... in this field. 7:6 4 Reserved 0 1 = The Intruder Detect (INTRD_DET) bit is set... μA Associated Signals: RSMRST#, INTVRMEN, SRTCRST#, INTRUDER#, PCH_PWROK, DPWROK, DSWVRMEN VIH Input... must program this field to 1b. DMC—DMI Miscellaneous Control Register... must program this field to 1b. 359 Chipset Configuration Registers 8.1.53... is done by asserting PLTRST#. 0 Intruder Detect (INTRD_DET)—R/WC 0 = Software clears... after clearing it. 2. If the INTRUDER# signal is active when the... further SMIs. However, if the INTRUDER# signals goes inactive and then... SMI# be generated). 3. If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. This... all because GBL_SMI_EN = 0 Description 0b 1b SMI# will be caused due... SMI# at all because GBL_SMI_EN = 0 1b 1b No SMI# due to NMI... action to take if the INTRUDER# signal goes active. 00 = No... (non-multiplexed) GPIOs must report 1b in this register bit. Un... ID Register Value 0b 13h 1b 00h (Vendor Specific) FLRCLV—FLR... process of halting 0b 1b Halted 1b 0b Running 1b 1b Invalid – the HCHalted... Event (EWE)—R/W. When set to 1b, the xHC shall generate a MFINDEX... 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore...)—R/W. When written by software with 1b and MEM_BASE+80h:bit 0= 0b... by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with... this bit is set to 1b, then Interrupter host system interrupt... 0 Run/Stop (R/S)—R/W. When set to 1b, the xHC proceeds with execution... initiated or when written with 1b. 9 Restore State Status (RSS)RO... Interrupter transitions from 0b to 1b. Software that uses EINT shall... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is... the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell... 0b. 2 Command Abort (CA)—R/W. Writing a 1b to this bit shall immediately... 0b. 1 Command Stop (CS)—R/W. Writing a 1b to this bit shall stop... Command Ring Running (CRR) bit = 1b. 2. If the CRCR register is... Abort (CA) flags while CRR = 1b shall generate a Command Ring Stopped... (R/S) bit (MEM_BASE+80:bit 0) to 1b. 594 Datasheet xHCI Controller Registers... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is.... 0 64-bit Address Supported—R/WL. 1b indicates that the PCH’s Intel... signal(s) may generate a wake event. A, 1b in the bit mask indicates.... It is permitted to write 1b to this bit while simultaneously.... 6 Hot-Plug Capable (HPC)—R/WO 1b = Indicates that hot-plug is.... 5 Hot-Plug Surprise (HPS)—R/WO 1b = Indicates the device may be... Supported (LTRMS)—RWO. A value of 1b indicates support for the optional... Supported (CTDS)—RO. A value of 1b indicates support for the Completion... Disable (CTD)—R/W. When set to 1b, this bit disables the Completion... the Enter Compliance bit being 1b. Encodings: 0 = -6 dB 1 = -3.5 dB When the... this bit is set to 1b, the device transmits Modified Compliance... for an Upstream component. Encodings: 1b = -3.5 dB 0b = -6 dB When the... must set this bit to 1b. Reserved PEETM—PCI Express* Extended... may set this bit to 1b. §§ 732 Datasheet Serial Peripheral Interface...)—R/W. 0 = Disable. 1 = Enable. When set to 1b by software, enables the decode...



Дата загрузки: 2017-05-21
Скачать документ
Скачать текст
0.05/5
...; US-BUCH, IM KOPIENORDNER AMX A-1B: brasilian. 2sitz. lead in fighter...-E: 2seat ECM AMX-T: see AMX A-1B see also Embraer Anatra D: reconnaissance... 204: see UH-1A, UH-1B 204B: FAA certification 4/1963 205...-BF)] HU-1B Iroquois: 3/1961; 4 MG [HU-1B-BF: (UH-1B-BF)] IM...: see HU-1A UH-1B: see HU-1B UH-1C: 1965 transport...-1, experimental, first flights 1946 X-1A: X-1B: X-1D: X-1E: X-2: experimental, trials 1952...-1) YR-13A: winterized, 1947 YUH-1B-BF: 1960 Bell Boeing JVX... to provide a tail gunner´s position R.B.1B Iris Mk. III: maritime reconnaissance..., delivered 1980 Chinook HC Mk. 1B: RAF version of CH-147... transport conversion of B-17 YHC-1B: pre-series for H-47, renamed....07.1916, 1 prototype Type 11 M.1B Monoplane Scout: 4 delivered 12/1916... 77 M.1D Monoplane Scout: 1 reengined M.1B Type 96 Fighter Mk. III... 163 Buckingham B. Mk. I: long range intruder/daybomber, most completed as transport..., licence built SB2C-1C SBW-1B Helldiver: 26 dive-bombers for... UC-78, see there CH-1B: liason helicopter, ZEICHNUNG IN FRZ...-1 Birddog: USMC observation 1951 (1962 O-1B) = L-19 OE-2 Birddog: USMC observation... NY-1A: armed trainer NY-1B: USN trainer, 1928 NY-2: trainer... E Export Falcon: seaplane version of O-1B for Columbia 64 D-2 Kingbird: designed... version, of JN-4, redesignated Model 1B in 1935 JN-6 Jenny: trainer...: VIP liason O-1A Falcon: 1924 O-1B Falcon: Model 37B, observation, 1927... P-1A Hawk: Model 34G, fighter P-1B Hawk: Model 34I, fighter, delivered...-BUCH, FLUGZEUGTYPEN DER WELT SO3C-1B Seamew: shipborne reconnaissance intended for... engine test bed XO-18: O-1B as temporaral engine test bed... O-11, modified to O-13C, later O-1B YP-37: Model 81, FLUGZEUGTYPEN... Mirage F.1AZ: South-Africa Mirage F.1B: two seat trainer 1988 5000... Dassault-Breguet/Dornier Alpha Jet 1B: delivered to Belgium, trainer Alpha...: business liason DH 125 Series 1B: business liason, later HS 125..., DHC-1A-2 Chipmunk: trainer, DHC-1B-1 Chipmunk: RAF trainer, in service... DHC-1B-2 Chipmunk: trainer DHC-1B-2-S1 Chipmunk: egyptian trainer, DHC-1B-2-S2... Chipmunk T. Mk. 2: RCAF trainer, DHC-1B-2-S4 Chipmunk: chilean trainer, DHC.../RAF trainer, US-BUCH DHC-1B-2-S5 Chipmunk T. Mk. 20: export trainer, DHC-1B-2-S5 Chipmunk T. Mk. 21: civil DHC-1B-2-S5 Chipmunk T. Mk. 22: civil DHC-1B-2-S5 Chipmunk T. Mk. 22A: civil DHC-1B-2-S5 Chipmunk T. Mk. 23: agricultural...´s U-1) USN, 1956 liason, 1962 redesignated U-1B, based on DHC-3 UV-18A... 17Z-6 Kauz I: one long range intruder/night fighter Do 17Z-10... A-20C Boston Mk. III (Intruder): RAF-night intruder bomber Boston Mk. III... ready 7.4.1941 Havoc Mk. I (Intruder): RAF-night intruder bomber, aka Moonfighter, Ranger...: night fighter Havoc Mk. IV: intruder JD-1 Invader: target tugs, 1947...-trainer 1950; US-BUCH G.59-1B: 2seat-trainer G.82: trainer 1956... 1961 G.91R-1A: reconnaissance G.91R-1B: reconnaissance G.91R-3: reconnaissance, in service... AH-1 Cobra for Japan UH-1B FVA 2 Blaue Maus: glider, record... MV Versuchsluftschiff: 1907 Grumman A-6A Intruder: carrier-borne strike 1963, ZEICHNUNG... A-6B Intruder: carrier-borne strike A-6C Intruder: carrier-borne strike 1970 A-6E Intruder: carrier-borne strike 1974, IM KOPIENORDNER A-6E/TRAM Intruder: carrier... 9/2003, carrier-borne liason/transport E-1B Tracer: carrier-borne reconnaissance 1958... AEW, delivered 8/2010 EA-6A Intruder: ECM electronic warfare 1965; update...,27 MG, IM KOPIENORDNER F8F-1B Bearcat: carrier-borne fighter 1946... service 1951-62 KA-6D Intruder: tanker 1967, IM KOPIENORDNER Marlet... service 1961; US-BUCH OV-1B Mohawk: radar-reconnaissance; serial production... AIRCRAFT SINCE 1911, USBUCH TBF-1B Avenger: lend-lease to Britain... II) WF-1: cancelled WF-2: see E-1B X-29A: unarmed experimental aircraft 1984..., rebuilt from D-1 Ju 88H-2: 1943 intruder, escort for H-1, rebuilt from G-1, DEUTSCHE..., 3 built Ju 188S-1: high altitude intruder Ju 188S-1/U-1: few built 1944...-1A: civil autogiro 1935 KD-1B: civil autogiro, mail carrier, 1939..., accepted 2/1944, much improved YG-1B XR.8: 1944 experimental hubschrauber YD...: 1935, militarized KD-1A YG-1B: observation autogiro, delivery 1938, military... kg bombs; 16 rockets; night intruder 1955 B-57C Canberra: trainer 1955...: target tug B-57G Canberra: night intruder 1970 187 Baltimore Mk. I: bomber...-BUCH, LUFTSCHLACHTEN S. 42 Me 109E-1B: fighter bomber, 250kg bomb Me.../U3 Schwalbe: reconnaissance Me 262A-1b: jet fighter Me 262A-1c... Nordflug FB 1: 1923 Norman Thompson N.1B 1917 nicht so toll N.2c..., different engines: P.1A = Mk. II, P.1B = Mk. IIA, P.1C = Mk. IIB... Corp. B-1A: no serial production B-1B Lancer: bomber 1985 delivered, 1986..., US-BUCH C.IV: long range intruder 1917, IM KOPIENORDNER Taube: 1911... KOPIENORDNER M.2: monoplane 1912, IM KOPIENORDNER N.1B Shirl: IM KOPIENORDNER, torpedo-bomber... by Consolidated-Vultee, IM KOPIENORDNER L-1B Vigilant: medevac aircraft L-5 Sentinel: liason... version, later T-35, 1950 TE-1B Buckaroo: USAF version, later T-35... as Corsiar Mk. II F4U-1B Corsair: fighter, 1946 ? ? F4U-1C...



Дата загрузки: 2017-05-20
Скачать документ
Скачать текст
0.04/5
...), and electronics techniques. A-6A Grumman Intruder 2 J52-P-6A/-6B/ -8A/-8B...- DESCRIPTION MENT EA-6A Grumman Intruder 2 J52-P-8A/ -8B Navy A-6A... mission (2 crew). JA-6A Grumman Intruder 2 J52-P-6A/-6B/ -8A/-8B... Development (R&D) effort. NA-6A Grumman Intruder 2 J52-P-6A/-6B/ -8A/-8B... for permanent testing. A-6B Grumman Intruder 2 J52-P-6A/-8A Navy Improved... powerful jammers (4 crew). A-6C Grumman Intruder 2 J52-P-8A Navy Trim version...-optical sensors. KA-6D Grumman Intruder 2 J52-P-6A/-8A Navy A-6A... Grumman Intruder 2 J52-P-8A/-8B Navy Improved A-6A. NA-6E Grumman Intruder... and evaluation operations. A-6F Grumman Intruder 2 F404-GE-400D Navy A-6E... ENGINE DATA DEPART- DESCRIPTION MENT B-1B North American Rockwell Lancer 4 F-101... NAME ENGINE DATA DEPARTMENT DESCRIPTION E-1B Grumman Tracer 2 R-1820-82A Wright... a 450 pound payload (Predator). MD-1B General Atomics None 1 AF Launch and Recovery Control station. MQ-1B General Automics None 1 Turbo ROTAX.... Has a multiple-role mission. RQ-1B General Automics None 1 Turbo Rotax... to tanker/transport aircraft. CT-1B Beech Jayhawk 2 JT15D-5 Army T-1A... the DHC-3 (2 crew, 8 passengers). NU-1B Dehavilland Otter 1 R-1340-61-DHC... designated AO-1A (2 crew). OV-1B Grumman Mohawk 2 T53-L-7 Army Longer... SLAR. Formerly designated AO-1B (2 crew). JOV-1B Grumman Mohawk 2 T53-L-7 Army OV-1B modified for electronic reconnaissance (Quick ... Army OV-1A and OV-1B with IR detection equipment. Formerly... Army Intruder JA-6A Navy Intruder A-6F Navy Intruder A-6E Navy Intruder A-6A Navy Intruder A-6C Navy Intruder EA-6A Navy Intruder NA-6A Navy Intruder NA-6E Navy Intruder A-6B Navy Intruder KA... FGM-148 Army Jayhawk CT-1B Army Jayhawk T-1A AF Joint... Warrior OH-58D Army Lancer B-1B AF Liftmaster C-118B Navy Looking...-1A Army Mohawk OV-1B Army Mohawk JOV-1B Army Mohawk OV... Strike Technology (JAST) None MD-1B AF None BQM-167 AF... RQ-8A Navy None RQ-1B AF None MGM-164 Army... MODEL DESIGNATION DEPARTMENT None MQ-1B AF None YC-15A AF... Otter U-1A Army Otter NU-1B Navy Outrider (Proposed) RQ-6A... TOW BGM-71F Army Tracer E-1B Navy Tracker ES-2D Navy... FB-22A DATM-158A MQ-1B FIM-92G DATM-86C MQ... HH-65B RIM-156B MD-1B HH-65C RIM-162B MGM... RTM-139C NAH-1Z RQ-1B RUM-139C RD-2A RQ...



Дата загрузки: 2017-09-24
Скачать документ
Скачать текст
0.2/5
... Lockup ...................................................... 178 5.15.1.2 Handling an Intruder ............................................................... 178 5.15.1.3 Detecting Improper Firmware... functions. • Intruder Detect. The ICH7 provides an input signal (INTRUDER#) that can... interrupt due to an active INTRUDER# signal. System Management Bus (SMBus... SMBALERT# / GPIO[11] System Mgnt. INTRUDER# SMLINK[1:0] LINKALERT# Platform LAN Connect... SMBALERT# / GPIO[11] System Mgnt. INTRUDER# SMLINK[1:0] LINKALERT# Platform LAN Connect... SMBALERT# / GPIO[11] System Mgnt. INTRUDER# LINKALERT# Misc. Signals General Purpose... Signals 68 Name Type Description INTRUDER# I SMLINK[1:0] (Desktop and Mobile Only...’s SMLINK slave to be serviced. Intruder Detect: This signal can be... used like a GPIO if the Intruder Detection is not needed. Intel... Core IDE Static Low Low INTRUDER# RTC External Switch Driven Driven... IDE Driven Static Low Low INTRUDER# RTC External Switch Driven Driven... Status Register (TCO1_STS) TCOBase + 04h 7 0 Intruder Detect (INTRD_DET) TCO2 Status Register... Yes NMI2SMI_EN=1 NMI2SMI_STS TCO SMI — INTRUDER# signal goes active No Yes..., SERR, NMI, or TCO interrupt • Intruder Detect input — Can generate TCO... the system cover is removed — INTRUDER# allowed to go active in....1.2 Handling an Intruder The ICH7 has an input signal, INTRUDER#, that can... a two RTC clock debounce. If INTRUDER# goes active (after the debouncer... read the status of the INTRUDER# signal (high or low) by... used as a GPI if the intruder function is not required. 178... Datasheet Functional Description If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. Note... is actually cleared. Also, the INTRUDER# signal should be asserted for... be set. Note: If the INTRUDER# signal is still active when... further SMIs. However, if the INTRUDER# signal goes inactive and then... — During the alert, the THRM#, INTRUDER# or GPIO11 changes state — The... bit is set if the intruder detect bit is set (INTRD_DET... Registers Register Bits Description 4 0 1 = The Intruder Detect (INTRD_DET) bit is set...:8 Word Bh Word Ch 01b 1b Word 23h NOTES: 1. The Device.... 1 = This bit is set to 1b when the LAN controller is... returned to idle (SCLO=1b,SDAO=1b, SCLI=1b, SDAI=1b), SREQ is released... ASF Polling History (FRC_CLRAPOL) — R/W. Writing a 1b to this bit position will... Descriptor 8 History (PHC_POLL8) — R/WC. Writing a 1b to this bit position will... Descriptor 7 History (PHC_POLL7) — R/WC. Writing a 1b to this bit position will... Descriptor 6 History (PHC_POLL6) — R/WC. Writing a 1b to this bit position will... Descriptor 5 History (PHC_POLL5) — R/WC. Writing a 1b to this bit position will... Descriptor 4 History (PHC_POLL4) — R/WC. Writing a 1b to this bit position will... Descriptor 3 History (PHC_POLL3) — R/WC. Writing a 1b to this bit position will... Descriptor 2 History (PHC_POLL2) — R/WC. Writing a 1b to this bit position will... Descriptor 1 History (PHC_POLL1) — R/WC. Writing a 1b to this bit position will... is done by asserting PLTRST#. Intruder Detect (INTRD_DET) — R/WC. 0 = Software clears... clearing it. NOTE: If the INTRUDER# signal is active when the... further SMIs. However, if the INTRUDER# signals goes inactive and then...# be generated). NOTE: If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. Note...# at all because GBL_SMI_EN = 0 0b 1b SMI# will be caused due to NMI events 1b 0b No SMI# at all because GBL_SMI_EN = 0 1b 1b No SMI# due to NMI... action to take if the INTRUDER# signal goes active. 2:1 00 = No... this register to the value 1b. All other values are reserved... process of halting 0b 1b Halted 1b 0b Running 1b Invalid - the HCHalted bit clears immediately 1b Interpretation Memory read cycles initiated... to =00b. Port Owner — R/W. Default = 1b. This bit unconditionally goes to... Configuration (SCC) — RO. Set to 1b to indicate that the Intel.... Hot Plug Capable (HPC) — RO. 1b = Hot-Plug is supported. Hot Plug Surprise (HPS) — RO. 1b = Device may be removed from... Address Supported — RO. Hardwired to 1b indicating that the ICH7 Intel... signal(s) may generate a wake event. A 1b in the bit mask indicates... next command. This bit reports 1b during the Status Register Polling... / VccLAN3_3* Y EE_SHCLK EE_DOUT Vss RSMRST# INTRUDER# LAD3 VccSus1_05 / VccLAN1_05* AA Vss... AF25 PERn4 M26 GPIO14 R4 INTRUDER# Y5 E22 INTVRMEN W4 PERn5... VCCRTC RSVD U RSVD RSVD RSVD INTRUDER# RTCX1 RTCX2 RTEST# VSS RSVD... REQ4#/ GPIO22 A14 RSVD L4 INTRUDER# U4 REQ5#/ GPIO1 A7 RSVD..., RSMRST#, RTCRST# System Management Signals: INTRUDER# Other Signals: INTVRMEN (Desktop and... of XOR Chain DCS3# AD16 INTRUDER# Y5 2nd signal in XOR...



Дата загрузки: 2017-03-09
Скачать документ
Скачать текст
0.08/5
... Lockup..................................................... 174 5.15.1.2 Handling an Intruder.............................................................. 174 5.15.1.3 Detecting Improper Flash... functions. • Intruder Detect. The PCH provides an input signal (INTRUDER#) that can... interrupt due to an active INTRUDER# signal. System Management Bus (SMBus... Display Digital Display Sideband Signals INTRUDER#; SML[1:0]DATA;SML[1:0]CLK SML0ALERT...[31] is internally hardwired to a 1b, which means GPIO mode is... Interface Signals Name Type Description I Intruder Detect: This signal can be... used like a GPI if the Intruder Detection is not needed. SML0DATA... instead be used as GPIO75. INTRUDER# 2.21 Controller Link Table 2-20...[31] is internally hardwired to a 1b, which means GPIO mode is...-Z High-Z Off System Management Interface INTRUDER# RTC High-Z High-Z High-Z High... system (at configuration time) writes a 1b to the PME_EN bit of... initiated by software by writing a 1b to the Initiate FLR bit... Status Register (TCO1_STS) TCOBase + 04h 7 0 Intruder Detect (INTRD_DET) TCO2 Status Register... register TCO SMI TCO SMI – INTRUDER# signal goes active TCO SMI..., SERR, NMI, or TCO interrupt • Intruder Detect input — Can generate TCO... the system cover is removed — INTRUDER# allowed to go active in....1.2 Handling an Intruder The PCH has an input signal, INTRUDER#, that can... a two RTC clock debounce. If INTRUDER# goes active (after the debouncer... read the status of the INTRUDER# signal (high or low) by... if the intruder function is not required. If the INTRUDER# signal goes... bit will go to a 0 when INTRUDER# input signal goes inactive. This... is actually cleared. Also, the INTRUDER# signal should be asserted for... be set. Note: If the INTRUDER# signal is still active when... further SMIs. However, if the INTRUDER# signal goes inactive and then... Messages Event De-assertion? Comments INTRUDER# pin Yes No Must be... in this field. 7:6 Reserved 0 1 = The Intruder Detect (INTRD_DET) bit is set... 16) N10 PERn6 F7 PWROK INTRUDER# AR41 PERn7 K6 RCIN# K36... the software writes it with a 1b. Reserved Intel® Management Engine Watchdog... the software writes it with a 1b. 345 Chipset Configuration Registers Bit... must program this field to 1b. CG—Clock Gating Register Offset... must program this field to 1b. 10 BIOS_PCI_EXP_EN—R/W. This bit acts... is done by asserting PLTRST#. 0 Intruder Detect (INTRD_DET)—R/WC. 0 = Software clears... after clearing it. 2. If the INTRUDER# signal is active when the... further SMIs. However, if the INTRUDER# signals goes inactive and then... SMI# be generated). 3. If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. This...# at all because GBL_SMI_EN = 0 0b 1b SMI# will be caused due... SMI# at all because GBL_SMI_EN = 0 1b 1b No SMI# due to NMI... action to take if the INTRUDER# signal goes active. 00 = No... process of halting 0b 1b Halted 1b 0b Running 1b 1b Invalid – the HCHalted... Event (EWE)—R/W. When set to 1b, the xHC shall generate a MFINDEX... 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore...)—R/W. When written by software with 1b and MEM_BASE+80h:bit 0= 0b... by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with... this bit is set to 1b, then Interrupter host system interrupt... 0 Run/Stop (R/S)—R/W. When set to 1b, the xHC proceeds with execution... initiated or when written with 1b. 9 Restore State Status (RSS) RO... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is... the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell... 0b. 2 Command Abort (CA)—R/W. Writing a 1b to this bit shall immediately... 0b. 1 Command Stop (CS)—R/W. Writing a 1b to this bit shall stop... Command Ring Running (CRR) bit = 1b. 2. If the CRCR register is... Abort (CA) flags while CRR = 1b shall generate a Command Ring Stopped... (R/S) bit (MEM_BASE+80:bit 0) to 1b. Datasheet 597 xHCI Controller Registers... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is.... 0 64-bit Address Supported—R/WL. 1b indicates that the PCH’s Intel... signal(s) may generate a wake event. A 1b in the bit mask indicates... Capability (LBNC)—RO. Hardwired to 1b to indicate that this port... Capable (LARC)—RO. Hardwired to 1b to indicate that this port...: It is permitted to write 1b to this bit while simultaneously.... 6 Hot-Plug Capable (HPC)—R/WO. 1b = Indicates that Hot-Plug is.... 5 Hot-Plug Surprise (HPS)—R/WO. 1b = Indicates the device may be... Supported (LTRMS)—RWO. A value of 1b indicates support for the optional... Supported (CTDS)—RO. A value of 1b indicates support for the Completion... Enable (LTREN)—RW. A value of 1b enables support for the optional... Disable (CTD)—R/W. When set to 1b, this bit disables the Completion... the Enter Compliance bit being 1b. Encodings: 0 = -6 dB 1 = -3.5 dB When the... this bit is set to 1b, the device transmits Modified Compliance... for an Upstream component. Encodings: 1b =3.5 dB 0b = 6 dB When the... must set this bit to 1b. Reserved PEETM—PCI Express* Extended...)—R/W. 0 = Disable. 1 = Enable. When set to 1b by software, enables the decode...



Дата загрузки: 2017-03-18
Скачать документ
Скачать текст
0.09/5
... Lockup..................................................... 179 5.15.1.2 Handling an Intruder.............................................................. 179 5.15.1.3 Detecting Improper Flash... functions. • Intruder Detect. The PCH provides an input signal (INTRUDER#) that can... interrupt due to an active INTRUDER# signal. Datasheet 49 Introduction System... Display Digital Display Sideband Signals INTRUDER#; SML[1:0]DATA;SML[1:0]CLK SML0ALERT...[31] is internally hardwired to a 1b, which means GPIO mode is... Interface Signals Name Type Description I Intruder Detect: This signal can be... used like a GPI if the Intruder Detection is not needed. SML0DATA... instead be used as GPIO75. INTRUDER# 2.21 Controller Link Table 2-20...[31] is internally hardwired to a 1b, which means GPIO mode is...-Z High-Z Off System Management Interface INTRUDER# RTC High-Z High-Z High-Z High... system (at configuration time) writes a 1b to the PME_EN bit of... initiated by software by writing a 1b to the Initiate FLR bit... Status Register (TCO1_STS) TCOBase + 04h Intruder Detect (INTRD_DET) TCO2 Status Register...=1 NMI2SMI_STS TCO SMI TCO SMI – INTRUDER# signal goes active TCO SMI..., SERR, NMI, or TCO interrupt • Intruder Detect input — Can generate TCO... the system cover is removed — INTRUDER# allowed to go active in....1.2 Handling an Intruder The PCH has an input signal, INTRUDER#, that can... a two RTC clock debounce. If INTRUDER# goes active (after the debouncer... read the status of the INTRUDER# signal (high or low) by... if the intruder function is not required. If the INTRUDER# signal goes... bit will go to a 0 when INTRUDER# input signal goes inactive. This... is actually cleared. Also, the INTRUDER# signal should be asserted for... be set. Note: If the INTRUDER# signal is still active when... further SMIs. However, if the INTRUDER# signal goes inactive and then... Messages Event De-assertion? Comments INTRUDER# pin Yes No Must be... in this field. 7:6 Reserved 0 1 = The Intruder Detect (INTRD_DET) bit is set... N10 PERn5 G9 PWM3 AV30 INTRUDER# AR41 PERn6 F7 PWRBTN# AK41... the software writes it with a 1b. Reserved Intel® Management Engine Watchdog... the software writes it with a 1b. Datasheet  Chipset Configuration Registers Bit... must program this field to 1b. CG—Clock Gating Register Offset... must program this field to 1b. 10 BIOS_PCI_EXP_EN—R/W. This bit acts... is done by asserting PLTRST#. 0 Intruder Detect (INTRD_DET)—R/WC. 0 = Software clears... after clearing it. 2. If the INTRUDER# signal is active when the... further SMIs. However, if the INTRUDER# signals goes inactive and then... SMI# be generated). 3. If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. This...# at all because GBL_SMI_EN = 0 0b 1b SMI# will be caused due... SMI# at all because GBL_SMI_EN = 0 1b 1b No SMI# due to NMI... action to take if the INTRUDER# signal goes active. 00 = No... process of halting 0b 1b Halted 1b 0b Running 1b 1b Invalid – the HCHalted... Event (EWE)—R/W. When set to 1b, the xHC shall generate a MFINDEX... 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore...)—R/W. When written by software with 1b and MEM_BASE+80h:bit 0= 0b... by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with... this bit is set to 1b, then Interrupter host system interrupt... 0 Run/Stop (R/S)—R/W. When set to 1b, the xHC proceeds with execution... initiated or when written with 1b. 9 Restore State Status (RSS) RO... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is... the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell... 0b. 2 Command Abort (CA)—R/W. Writing a 1b to this bit shall immediately... 0b. 1 Command Stop (CS)—R/W. Writing a 1b to this bit shall stop... Command Ring Running (CRR) bit = 1b. 2. If the CRCR register is... Abort (CA) flags while CRR = 1b shall generate a Command Ring Stopped... (R/S) bit (MEM_BASE+80:bit 0) to 1b. 604 Datasheet  xHCI Controller Registers... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is.... 0 64-bit Address Supported—R/WL. 1b indicates that the PCH’s Intel... signal(s) may generate a wake event. A 1b in the bit mask indicates... Capability (LBNC)—RO. Hardwired to 1b to indicate that this port... Capable (LARC)—RO. Hardwired to 1b to indicate that this port...: It is permitted to write 1b to this bit while simultaneously.... 6 Hot-Plug Capable (HPC)—R/WO. 1b = Indicates that Hot-Plug is.... 5 Hot-Plug Surprise (HPS)—R/WO. 1b = Indicates the device may be... Supported (LTRMS)—RWO. A value of 1b indicates support for the optional... Supported (CTDS)—RO. A value of 1b indicates support for the Completion... Enable (LTREN)—RW. A value of 1b enables support for the optional... Disable (CTD)—R/W. When set to 1b, this bit disables the Completion... the Enter Compliance bit being 1b. Encodings: 0 = -6 dB 1 = -3.5 dB When the... this bit is set to 1b, the device transmits Modified Compliance... for an Upstream component. Encodings: 1b =3.5 dB 0b = 6 dB When the... must set this bit to 1b. Reserved PEETM—PCI Express* Extended...)—R/W. 0 = Disable. 1 = Enable. When set to 1b by software, enables the decode...



Дата загрузки: 2017-03-18
Скачать документ
Скачать текст
0.07/5
... Lockup....................................................... 194 5.14.1.2 Handling an Intruder ............................................................... 194 5.14.1.3 Detecting Improper Flash... functions. • Intruder Detect. The PCH provides an input signal (INTRUDER#) that can... interrupt due to an active INTRUDER# signal. Datasheet 51 Introduction System...# CLKIN_PCILOOPBACK PCIRST# PLOCK# System Mgnt. INTRUDER#; SML[1:0]DATA;SML[1:0]CLK SML0ALERT... Interface Signals Name Type Description INTRUDER# I Intruder Detect: This signal can be... used like a GPI if the Intruder Detection is not needed. SML0DATA... Pull-up Driven Driven Driven INTRUDER# RTC External Switch Driven Driven...-up Driven Driven Driven Driven INTRUDER# RTC External Switch Driven Driven... system (at configuration time) writes a 1b to the PME_EN bit of... initiated by software by writing a 1b to the Initiate FLR bit... Status Register (TCO1_STS) TCOBase + 04h 7 0 Intruder Detect (INTRD_DET) TCO2 Status Register... Yes NMI2SMI_EN=1 NMI2SMI_STS TCO SMI – INTRUDER# signal goes active No Yes..., SERR, NMI, or TCO interrupt • Intruder Detect input — Can generate TCO... the system cover is removed — INTRUDER# allowed to go active in....1.2 Handling an Intruder The PCH has an input signal, INTRUDER#, that can... a two RTC clock debounce. If INTRUDER# goes active (after the debouncer... read the status of the INTRUDER# signal (high or low) by... intruder function is not required. 194 Datasheet Functional Description If the INTRUDER... bit will go to a 0 when INTRUDER# input signal goes inactive. This... is actually cleared. Also, the INTRUDER# signal should be asserted for... be set. Note: If the INTRUDER# signal is still active when... further SMIs. However, if the INTRUDER# signal goes inactive and then... Messages Event Assertion? Deassertion? Comments INTRUDER# pin yes no Must be... = Reserved 011 = S3 Reserved 0 1 = The Intruder Detect (INTRD_DET) bit is set... VccASW VccASW VccASW Vss Vss INTRUDER # RSMRST# PWROK Vss CLKIN_DO T_96P...# BN56 DDPD_1N D7 FDI_RXN4 B45 INTRUDER# BM38 DDPD_1P C6 FDI_RXN5 B47... 7# / GPIO46 PME# TP17 OC1# / GPIO40 INTRUDER# GPIO28 Vss RCIN# SATA5GP / GPIO49... A36 HDA_SYNC L34 INIT3_3V# T14 INTRUDER# K22 INTVRMEN C17 JTAG_TCK J3... K37 HDA_SYNC H37 INIT3_3V# R6 INTRUDER# K22 INTVRMEN C21 JTAG_TCK M17... VIH14/VIL14 System Management Signals: INTRUDER# VIH15/VIL15 Digital Display Control... is done by asserting PLTRST#. Intruder Detect (INTRD_DET) — R/WC. 0 = Software clears... after clearing it. 2. If the INTRUDER# signal is active when the... further SMIs. However, if the INTRUDER# signals goes inactive and then... SMI# be generated). 3. If the INTRUDER# signal goes inactive some point... signal will go to a 0 when INTRUDER# input signal goes inactive. This...# at all because GBL_SMI_EN = 0 0b 1b SMI# will be caused due... SMI# at all because GBL_SMI_EN = 0 1b 1b No SMI# due to NMI... action to take if the INTRUDER# signal goes active. 2:1 00 = No...) Value Register Value 0b 13h 1b 09h (Vendor Specific) FLRCLV—FLR... process of halting 0b 1b Halted 1b 0b Running 1b 1b Invalid – the HCHalted... (EWE) — R/W. 10 When set to 1b, the xHC shall generate a MFINDEX... State (CRS) — R/W. When set to 1b, MEM_BASE+80h:bit 0= 0b, and MEM_BASE+80h:bit 8 = 1b, the xHC shall perform a Restore...) — R/W. When written by software with 1b and MEM_BASE+80h:bit 0= 0b... by software with 1b and MEM_BASE+80h:bit 0= 1b, or written with... read of this bit as a 1b indicates the Light Host Controller... this bit is set to 1b, then Interrupter host system interrupt... software sets this bit to 1b, the Host Controller resets its.... Run/Stop (R/S) — R/W. When set to 1b, the xHC proceeds with execution... initiated or when written with 1b. Restore State Status (RSS) ⎯ RO... is transitions from 0b to 1b. 3 2 1 0 Software that uses EINT shall... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is... the Run/Stop (R/S) bit is 1b and the Host Controller Doorbell... 0b. Command Abort (CA) — R/W. Writing a 1b to this bit shall immediately... 0b. 1 Command Stop (CS) — R/W. Writing a 1b to this bit shall stop... Command Ring Running (CRR) bit = 1b. 2. If the CRCR register is... Abort (CA) flags while CRR = 1b shall generate a Command Ring Stopped... (R/S) bit (MEM_BASE+80:bit 0) to 1b. 17.2.2.6 CRCRH—Command Ring Control... Command Ring Running bit (CRR) = 1b. 2. If the CRCR register is...) 1 = Enable. Writing this bit to a 1b enables the port to be...) 1 = Enable. Writing this bit to a 1b enables the port to be.... 0 64-bit Address Supported — R/WO. 1b indicates that the PCH’s Intel... signal(s) may generate a wake event. A 1b in the bit mask indicates...: It is permitted to write 1b to this bit while simultaneously...: Hot Plug Capable (HPC) — R/WO. 1b = Indicates that Hot-Plug is.... Hot Plug Surprise (HPS) — R/WO. 1b = Indicates the device may be... Supported (CTDS) — RO. A value of 1b indicates support for the Completion... Disable (CTD) — R/W. When set to 1b, this bit disables the Completion... the Enter Compliance bit being 1b. Encodings: 12 0 = 6 dB 1 = 3.5 dB When... 0 = Disable. 1 = Enable. When set to 1b by software, enables the decode...



Дата загрузки: 2017-05-20
Скачать документ
Скачать текст
0.05/5
... Wing (MAW) Program . . . . . . . . . . . . . . . . . . . . . . . . . . . .81 Grumman A-6 Intruder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 Highlights of Research by... the B-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . 203 Contents xi Rockwell B-1B Lancer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205 Highlights of Research by Langley for the B-1B. . . . . . . . . . . . . . . 205 Langley Contributions to the B-1B . . . . . . . . . . . . . . . . . . . . . . . . . 207 Early Strategic Bomber Studies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ... Drag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210 Flutter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211 The B-1B Program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212 Dynamic Loads on... by Langley for the A-6 Grumman A-6 Intruder SPECIFICATIONS Manufacturer Grumman Date in... Max speed . . . . . . . . .563 knots Grumman A-6 Intruder HIGHLIGHTS OF RESEARCH BY LANGLEY... A-6 The Grumman (now Northrop Grumman) A-6 Intruder was an all-weather, two... in the late 1950’s, the Intruder played a critical role in the... the advanced wing. 84 Grumman A-6 Intruder Langley Contributions to the A-6 LANGLEY... configurations. Spin Tunnel Tests Grumman A-6 Intruder Initial evaluations of the spin... external store loadings. 86 Grumman A-6 Intruder Langley Contributions to the A-6 carbon... Intruder. The last flight of the A-6 Intruder occurred in early 1997. Grumman A-6 Intruder... is a derivative of the A-6E Intruder. Although the fuselage was stretched... warfare derivative of the A-6E Intruder. The major external differences between... by Langley for the B-1B Rockwell B-1B Lancer SPECIFICATIONS Manufacturer North American... Rockwell International Date in service B-1B . . . June 1985 Type Bomber Crew... of 1.2 Range. . . . . . . Intercontinental, unrefueled Rockwell B-1B Lancer HIGHLIGHTS OF RESEARCH BY LANGLEY FOR THE B-1B 1. At the request of the... led to the B-1A and B-1B, including the Advanced Manned Strategic... engine nozzle flaps for the B-1B. 6. Flutter clearance tests and analysis... Langley for the B-1B The Rockwell (now Boeing) B-1B is a multirole, long... penetrating sophisticated enemy defenses. The B-1B’s electronic jamming equipment, infrared countermeasures... and the initiation of the B-1B Program, Langley contributed to a joint... engine nozzle flaps for the B-1B aircraft. Langley facilities involved in support for the B-1A and B-1B Programs included the Langley 30...-controlled drop models. 206 Rockwell B-1B Lancer Langley Contributions to the B-1B LANGLEY CONTRIBUTIONS TO THE B-1B Early Strategic Bomber... to the development of the B-1B bomber began in 1961, when... configurations was extremely beneficial. Rockwell B-1B Lancer 207 The B-1A Program... free-flight model. 208 Rockwell B-1B Lancer The B-1A Program B-1A... drop test in 1974. Rockwell B-1B Lancer 209 The B-1A Program...-Foot Transonic Tunnel. 210 Rockwell B-1B Lancer The B-1A Program Aircraft such as the B-1B that incorporate advanced configuration features... Tunnel. Rockwell B-1B Lancer 211 The B-1B Program THE B-1B PROGRAM As the... a derivative of the B-1A, the B-1B, was the best candidate to... projected deployment date. Although the B-1B retained the same general geometrical... systems, especially defensive systems. The B-1B has a maximum speed of only... Range Combat Aircraft (LRCA), the B-1B was selected as the next... on Engine Nozzle Flaps The B-1B experienced excessive dynamic loads on... full-span model of the B-1B with powered engine nacelles was... phenomena. The results of the B-1B study were similar to the... cruise drag, but reduced weight. B-1B model in an inverted position...-Foot Transonic Tunnel. 212 Rockwell B-1B Lancer Highlights of Research by... McDonnell Douglas F-15 Airplane (199-1B) Design. NASA LWP-811, 1969... McDonnell Douglas F-15A Airplane (199-1B). NASA LWP-774, 1969. 5. Staff.... AIAA-2000-1768, 2000. Grumman A-6 Intruder Bibliography 1. Mercer, Charles E.; Salters, Leland....discovery.com/area/technology/a6/ intruder.html Accessed Mar. 23, 2000... Dynamic Flap Loads on a 6 Percent B-1B Model. ASME-PAPER-91-GT..., 87 A3 Skywarrior (Douglas) 24 A-6 Intruder (Grumman) 83–87, 90, 91...



Дата загрузки: 2017-05-20
Скачать документ
Скачать текст
0.04/5
...-1S HueyCobra HUCO L H1T UH-1B Iroquois UH1 L H1T AH-1W... 1A FB1A L L1P Fly Baby 1B FB1B L L1P BBAT L L1P BBAT... Karatoo GRUMMAN 712 X29 M L1J A-6 Intruder A6 M L2J Academe G159 M L2T... AA-1 Tr2 AA1 L L1P G-128 Intruder A6 M L2J AA-1 Trainer AA1... M A2P Gulfstream 2TT GLF2 M L2J Intruder A6 M L2J Lynx AA1 L L1P... H L4J Tiger AA5 L L1P KA-6 Intruder A6 M L2J Tr2 AA1 L L1P... L L L1P L1P LCB L L1P LC-1B Commercial LCB L L1P LC-B Commercial..., G-128 Intruder L2J M GRUMMAN, KA-6 Intruder L2J M GRUMMAN, Prowler L2J M GRUMMAN, A-6 Intruder L2J M A7 A9 A10 GRUMMAN, Intruder..., 2 L1P L FB1B BOWERS, Fly Baby 1B L1P L FLE7 FLEET, Fawn L1P... Turbo Renegade A1P L LAIRD, LC-1B Commercial L1P L LAKE, LA-270...-1E Iroquois H1T L BELL, UH-1B Iroquois H1T L BELL, UH-1A... A5 L A-37 Dragonfly, CESSNA A37 L A-6 Intruder, GRUMMAN A6 M A-40 Albatross, BERIEV..., FREE SPIRIT FREE L Fly Baby 1B, BOWERS FB1B L Free Spirit, CEI... 2TT, GULFSTREAM AMERICAN GLF2 M G-128 Intruder, GRUMMAN A6 M G-1159TT Gulfstream 2TT..., BELL B214 M Intruder, GRUMMAN A6 M Isfahan 214A, BELL B214 M Intruder A-6, GRUMMAN A6 M Iskierka, PZL-MIELEC M26 L Intruder G-128, GRUMMAN A6 M Iskierka M-26, PZL-MIELEC M26 L Intruder KA... L J-2 Cub, TAYLOR (1) J2 L Iroquois UH-1B, BELL UH1 L J-2 Cub, PIPER J2... L Jungmann Bü-131, BUCKER BU31 L KA-6 Intruder, GRUMMAN A6 M Jungmann Bü-131, BUCKER... 181, ASSOCIATED AIR L181 LC-1B Commercial, LAIRD LCB L Lieying, HONGDU... L U-8G Seminole, BEECH BE50 L UH-1B Iroquois, BELL UH1 L U-9 Commander 680...